Using C-Slow Retiming to generate a time-redundant digital design results in significantly reduced area and less power consumption, as compared to traditional techniques.